|  |
| --- |
| NetSpeed Gemini  Release Notes  Version: GEMINI-16.09  September 27, 2016 |

NetSpeed Gemini 16.09 Release Notes

About This Document

This document lists the release notes for NetSpeed Gemini. Using NetSpeed NocStudio, users can define NoC architectures, describe specifications and requirements, optimize the NoC design and finally generate the NoC IP files such as RTL, testbench, synthesis scripts, NoC IP documentation etc.

Audience

This document is intended for users of NocStudio:

* NoC Designers
* NoC Architects
* SoC Architects

Prerequisite

Before proceeding, you should generally understand:

* Basics of NetSpeed Gemini IP Technology

Related Documents

The following documents can be used as a reference to this document.

* NetSpeed NocStudio User Manual

Customer Support

For technical support about this product, please contact [support@netspeedsystems.com](mailto:support@netspeedsystems.com)

For general information about NetSpeed products refer to: [www.netspeedsystems.com](http://www.netspeedsystems.com)

**Contents**

[About This Document 2](#_Toc462185183)

[Audience 2](#_Toc462185184)

[Prerequisite 2](#_Toc462185185)

[Related Documents 2](#_Toc462185186)

[Customer Support 2](#_Toc462185187)

[1 Deliverables 5](#_Toc462185188)

[2 Installation 6](#_Toc462185189)

[3 Feature Updates 7](#_Toc462185190)

[3.1 NoC Construction Improvements 7](#_Toc462185192)

[3.1.1 Isolate and Reduce Congestion 7](#_Toc462185193)

[3.1.2 Automated FIFO sizing 7](#_Toc462185194)

[3.1.3 Automated tune\_links 7](#_Toc462185195)

[3.2 Multi-NoC 7](#_Toc462185196)

[3.3 Functional Safety 7](#_Toc462185197)

[3.4 Synchronizer Depth and FIFO Sizing 8](#_Toc462185198)

[3.5 Clock Gating improvements 8](#_Toc462185199)

[3.6 Traffic Class Optimization 8](#_Toc462185200)

[3.7 User Overrides for AXI signals 8](#_Toc462185201)

[3.8 Performance Testbench Improvements 8](#_Toc462185202)

[3.9 32byte Fast Tap 8](#_Toc462185203)

[3.10 ACE optimization for DVM 8](#_Toc462185204)

[3.11 LLC Scratchpad Interleaving 8](#_Toc462185205)

[3.12 LLC Exclusive Suport 9](#_Toc462185206)

[3.13 LLC Allocation Controls 9](#_Toc462185207)

[3.14 LLC Flush Engine 9](#_Toc462185208)

[3.15 LLC Indirect Access 9](#_Toc462185209)

[3.16 LLC MemCache Area Optimization 9](#_Toc462185210)

[4 EDA Tool Compatibility 10](#_Toc462185211)

[5 Errata 11](#_Toc462185212)

[5.1 AHB 11](#_Toc462185213)

[5.2 Priority Address Map 11](#_Toc462185214)

[6 Changes to Commands and Properties 12](#_Toc462185215)

[6.1 Command Changes 12](#_Toc462185216)

[6.2 Default Property Changes 12](#_Toc462185217)

[6.3 Mesh Property Changes 13](#_Toc462185218)

[6.4 Bridge Property Changes 14](#_Toc462185219)

[6.5 Host Property Changes 14](#_Toc462185220)

[6.6 Interface Property Changes 16](#_Toc462185221)

[6.7 Link Property Changes 16](#_Toc462185222)

[6.8 Router Property Changes 16](#_Toc462185223)

[6.9 VC Property Changes 16](#_Toc462185224)